Abstract-We present an algorithm and a hardware architecture for block-based motion estimation that involves transforming video sequences from a multibit to a one-bit/pixel representation and then applying conventional motion estimation search strategies. This results in substantial reductions in arithmetic and hardware complexity and reduced power consumption, while maintaining good compression performance. Experimental results and a custom hardware design using a linear array of processing elements are also presented.
I. INTRODUCTION
Digital video is typically stored and transmitted in compressed form conforming to the MPEG standards for motion sequences [1] . These standards utilize block-based motion estimation as a technique for exploiting the temporal redundancy in a sequence of images, thereby achieving increased compression. The simplest abstraction of the motion estimation problem is as follows. Given two blocks of pixels, a source block of size b 2 b and a search window larger than the source block, find the b 2 b subblock in the search window that is closest to the source block. The distance between two blocks can be measured by a number of different metrics [2] , and typically the l1 metric (mean absolute deviation) is used. Using this metric and a search strategy, we can evaluate candidate subblocks of the search window to find the subblock that is closest to the source block. The search strategy may be exhaustive search, evaluating each one of the candidate blocks from the search window and selecting the one that is closest in appearance to the source block. Or we may employ faster but approximate strategies, such as logarithmic search [1] , to find a subblock that is close in appearance to the source block but is not necessarily the closest.
Whatever the search strategy, evaluating the l 1 metric on pixels of full intensity resolution is computationally expensive. To overcome this obstacle, we propose to transform the current and reference frame to frames of binary-valued pixels. We then apply one of the conventional search strategies to these frames. The l1 metric then amounts to computing the exclusive-or of a sequence of bits and adding up the number of ones in the result. This can result in substantial savings in software implementations as well as reduced complexity and power consumption in hardware implementations. Our experiments show that a careful choice of the one-bit transform can realize these gains with a small sacrifice in compression efficiency.
Previously, a one-bit modification of the l 1 metric was proposed in [3] , and we will compare our approach to theirs later in this paper. Recently and independently, Feng et al. [4] proposed a onebit transform similar to ours, but exploited it as a preprocessing step to exhaustive search with the l1 metric. Their approach differs from ours on three counts. 1) They use the block mean as the threshold. However, we have found that the block mean does not offer the best results in our experiments.
2) The complexity of their strategy is roughly six times that of ours. 3) Their strategy is adaptive and not suited for simple hardware implementation at low power consumption. In [5] , Mizuki et al. describe a binary block matching architecture where block matching is performed on the binary edge maps of the current and the reference frames. They also present a custom hardware implementation that includes circuitry for edge detection and a two-dimensional (2-D) array of elementary processors, where the number of elementary processors is equal to the number of candidate blocks for full-search motion estimation. Compared to conventional block matching schemes, they estimate that binary block matching for motion estimation reduces the silicon area required by a factor of five.
In Section II, we establish the preliminaries and define the problem; In Section III, we give details of the proposed one-bit transform; in Section IV, we present a custom architecture for the one-bit motion estimation strategy, and in Section V, we present experimental results from applying our technique to sample video sequences.
II. PRELIMINARIES
Let s denote the source block of b 2 b pixels, with s i; j being the pixel at row i and column j . Similarly, let w denote the search window with w i; j being the pixel at row i and column j . The subblock of w at position x; y is denoted by w x; y , and is the block of b 2 b pixels wx+i; y+j , for i = 1; 2; 111; b, j = 1; 2; 111 ; b.
The distance between two blocks u and v can be measured in many metrics, but typically the mean absolute deviation is used. The mean absolute deviation or l1 metric is given by ku; vk 
III. THE ONE-BIT STRATEGY
We now construct a transform Q that maps a frame of multivalued pixels to a frame of binary-valued pixels. Q is defined with respect to a convolution kernel K and is denoted by QK . Let F denote a frame and letF denote the filtered version of F obtained by applying the convolution kernel K to F . Let G = Q K (F ) be the frame obtained by applying QK to F . The pixels of G are given by
In this paper, we use the 17 2 17 convolution kernel K given below otherwise.
The motivation behind our method rests on the observation that the edges in an image are key to accurate motion estimation. A simple way to extract the edges is to carry out a high-pass thresholding, that is, compare the frame pixel by pixel to a high-pass filtered version of the frame, and threshold the pixels to zero or one, depending on the outcome of the comparison. Unfortunately, this would also cause the thresholded frame to track the high-frequency noise in the original frame. To overcome this, we use band-pass thresholding, wherein the smoothed version is a band-pass filtered version of the original frame, so that the thresholded frame represents the mid-frequency content of the original frame. The convolution kernel that we propose is motivated by this consideration, as well as the need to minimize the number of arithmetic operations. For comparison, [3] uses a block averaging kernel, which corresponds to using low-pass thresholding.
The operations for the one-bit transform are shown in Fig. 1 . Note that there is no global threshold for all pixels in a frame. For video coding, our one-bit motion estimation strategy consists of the following steps ( Fig. 2 ): 1) apply the one-bit transform Q to both the current frame and the reference frame; 2) use any motion-vector search strategy in combination with the metric defined in (2). 
IV. THE ARCHITECTURE
The proposed one-bit motion estimation strategy is amenable to both single-processor-based and multiprocessor-based implementations. Experimental results using full-search and logarithmic search strategies on a single-processor, 32-b architecture are presented in the next section. In this section, we consider the design and performance of a custom architecture based on a linear array of custom, but simple, processing elements.
Without loss of generality, let us consider the architecture for a block-matching full-search motion estimator for blocks of 16 Hence, if the V vectors are distributed to multiple processors, then one can compute multiple distortions in parallel. Fig. 4 shows such an implementation using an array of 16 processors. This is similar to the implementation in [6] , except that each processor operates on 16-b vectors instead of on 8-b pixels. The architecture of each processor is shown in detail in Fig. 5 . The f ( ) function defined in (6) is computed using two 8-b exclusive-or arrays, a dual-port look-up table (LUT) with 256 entries, and a 4-b adder. The look-up table yields the total number of ones (or matches) at the output of each exclusive-or array. One xor-array operates on the eight most significant bits of the R and V vectors and the other one on the eight least significant bits. Table I shows in more detail the data flow of operations on processors PE-0, PE-1, and PE-15 for the computation of the first 16 distortion values. At t = 0, only PE-0 is active with binary vectors R 0 and V0; 0 as inputs. At t = 1, PE-0 processes R1 and V1; 0, and PE-1 processes R 0 and V 1; 0 . Following this approach, D(0; 0), in PE-0, will be ready after t = 15, and all the first 16 distortion values will be computed in 16 + 15 cycles. However, as shown in Table I , by using two ports for the search memory, processing of the next set of distortions can begin at t = 16. As shown in Fig. 5 , a multiplexor in each processor selects the appropriate input from the search memory. The complete set of 256 distortion values can then be computed in 162 16+ 15 = 271 cycles. In contrast, the traditional architecture [6] requires 4111 cycles. Thus, the one-bit transform allows for a roughly 15 : 1 speed improvement. This is consistent with the fact that at each cycle we now process 16 binary pixels instead of one 8-b pixel.
For higher throughput, multiple arrays could be used. For example, in pipelined mode, two such arrays (which is equivalent to using a 16-processor array of 32-b processors) could compute all distortions in 128 cycles. 
V. EXPERIMENTAL RESULTS
Custom architectures may provide the highest level of performance for motion estimation, however, binary block matching schemes are also ideally suited for software-only implementations on a general purpose processor. We studied the performance of the following search strategies on several sequences from the MPEG video test suite. 1) Full8: Full search on 8-b data, l1 metric. 2) Log 8 : Logarithmic search on 8-b data, l 1 metric.
3) Full1: Full search after 1-b transform, distance metric of (2). 4) Log 1 : Logarithmic search after 1-b transform, distance metric of (2). Table II shows the computational complexity of the four strategies for two different 32-b architectures. The first one, referred to as 32-b ops, has a native instruction for counting the population of ones in a register. This allows for 32 binary comparisons per instruction. The second one, referred to as 1-b ops, is a traditional one where only one binary comparison per instruction is performed. We also include estimates for the pixel distance criterion (PDC) metric, which is the scheme proposed in [3] . Note that the calculations for the PDC metric in this table is for the full-search scheme. For Full1 and Log 1 , the additional expense of the filtering and compare operations of Fig. 1 is also included in the number of operations. From Table II , we note at least a 200-fold reduction in complexity for Log 1 compared to Full 8 .
The effectiveness of each of the search strategies can be measured in terms of the peak signal-to-noise ratio (PSNR) and entropy values of the motion-compensated difference frames. We compute PSNR as (7) where F is the motion-compensated prediction residual image. Table IV , we show the entropy of the motion-compensated difference image. From this table, we note that the one-bit transform scheme with a suboptimum search strategy such as logarithmic search results, on the average, in an 8% increase in the entropy of the motion-compensated prediction residual relative to Full 8 at substantially lower complexity.
In Fig. 6 we show motion-compensated prediction residuals for several search strategies. To improve the performance of the Log 1 scheme, we also examined simple extensions to this approach, namely a multicandidate logarithmic search scheme. For example, in a threecandidate logarithmic search [Log 1 (3)], instead of selecting a single (usually the one that yields the minimum error) candidate after each searching stage, we select three. For the next stage, each of these three locations is then used as a starting seed. From Fig. 6 , Log 1 (3) yields a motion-compensated residual that is comparable to that obtained using the one-bit exhaustive search scheme (F ull 1 ). However, in terms of one-bit operations, it has nearly six times lower complexity.
In a fixed-rate coder, quantization noise can mask the prediction error resulting from a suboptimum search strategy. This is illustrated in Fig. 7 , which shows the output quality of an H.263 decoder, measured in terms of the PSNR, versus bit rate for various search strategies used in macroblock motion estimation. The results were obtained using the Telenor TMN software coder (version 1.5) [7] with a fixed quantizer, fixed frame skipping (one), in arithmetic coding mode, with no advanced prediction modes, and a motion vector 
VI. CONCLUSIONS
We presented a motion estimation strategy for digital video based on a one-bit transform and gave an architecture for its hardware implementation. The strategy can effectively integrate low complexity search schemes, such as logarithmic search, to obtain complexity reductions as large as 200 fold relative to classical exhaustive search. The complexity reduction can translate into proportionate reduction in power consumption of custom hardware. Experimental results indicate that the reduced arithmetic complexity is accompanied by acceptable levels of performance degradation.
